
Homework 4

(Due date: November 17th @ 5:30 pm) Presentation and clarity are very important! Show your procedure!


PROBLEM 1 (14 PTS)

• Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 1011$, $Q = Q_3Q_2Q_1Q_0$



PROBLEM 2 (18 PTS)

- Sequence detector: The machine generates z = 1 when it detects the sequence 0110. Once the sequence is detected, the circuit looks for a new sequence.
- The signal E is an input enable: It validates the input *x*, i.e., if E=1, *x* is valid, otherwise *x* is not valid.



• Draw the State Diagram (any representation) of this circuits with inputs E and x and output z. (5 pts)

(Mealy)

- Complete the State Table and the Excitation Table. (4 pts)
- Provide the excitation equations and the Boolean output equation (simplify your circuit: K-maps or Quine-McCluskey) (5 pts)

Why?

Sketch the circuit. (3 pts)Which type is this FSM?


(Moore)

PROBLEM 3 (35 PTS)

- The following FSM has 4 states, one input *w* and one output *z*. (10 pts)
 - \checkmark The excitation equations are given by:
 - $Q_1(t+1) \leftarrow \underline{Q_0(t)}$
 - $Q_0(t+1) \leftarrow \overline{Q_1(t)} \oplus w$
 - ✓ The output equation is given by: $z = Q_1(t) \oplus Q_0(t) \oplus w$


✓ Provide the State Diagram (any representation) and the Excitation Table (6 pts)

✓ Sketch the Finite State Machine circuit. (4 pts)




ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design

- Given the following State Machine Diagram. (10 pts)
 - ✓ Is this a Mealy or a Moore machine? Why?
 - ✓ Provide the State Table and the Excitation Table. (3 pts)
 - ✓ Get the excitation equations and the Boolean equation for z. (6 pts)
 Use S0 (Q=00), S1 (Q=01), S2 (Q=10), S3 (Q=11) to encode the states.




 Provide the state diagram (in ASM form) and complete the timing diagram of the FSM whose VHDL description is listed below. (15 pts)



PROBLEM 4 (18 PTS)

- Complete the following timing diagram (A and P are specified as hexadecimals) of the following Iterative unsigned multiplier. The circuit includes an FSM (in ASM form) and a datapath circuit.
 - Refer to the Lecture Notes for mode details of the behavior of the generic components.
 - ✓ Register (for P): *sclr*: synchronous clear. Here, if E = sclr = 1, the register contents are initialized to 0.
 - ✓ Parallel access shift registers (for A and B): If E = 1: $s_l = 1 \rightarrow \text{Load}$, $s_l = 0 \rightarrow \text{Shift}$



PROBLEM 5 (15 PTS)

 Attach a printout of your Project Status Report (no more than 3 pages, single-spaced, 2 columns). This report should contain the current status of the project, including more details about the design and its components. You <u>MUST</u> use the provided template (Final Project - Report Template.docx).